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I. INTRODUCTION
Recently, with better integration capabilities and cost advantages, CMOS image sensor (CIS) has been replacing well established high-performance chargecoupled device (CCD)-based image sensor. The highperformance CIS requires the analog-to-digital converter (ADC) with a high resolution of 14b level and a wide input range to obtain a high dynamic range [1] .
Meanwhile, digital single-lens reflex (DSLR) cameras require a high-end CIS with 24 Mega-pixels at a rate of 10 frame/s to retain high-definition images in a still image mode. In this case, a few high-speed highresolution ADCs based on a multi-channel topology are more suitable than hundreds or even thousands of lowspeed ADCs based on a column-parallel topology in common CIS products to minimize chip area, power consumption, and mismatch concerns such as fixedpattern noise (FPN) between the employed ADC channels [2] .
Among various ADC architectures, the pipeline is one of the best candidate architectures for a high resolution of 14b and an operating speed of tens of MS/s [3] [4] [5] [6] [7] [8] . In the conventional pipeline architecture, a front-end sampleand-hold amplifier (SHA) is employed, as shown in Fig.  1(a) . However, the front-end SHA needs a highperformance amplifier with a high DC gain and a high operation speed to minimize signal settling and nonlinear errors of the SHA at 14b level. Thus, the front-end SHA tends to occupy a large area with considerable power consumption. To overcome these disadvantages, a SHA-free pipeline ADC has been proposed, as shown in Fig. 1 (b) [9] [10] [11] [12] [13] [14] . However, the SHA-free architecture suffers from a sampling-time mismatch due to a difference in input sampling paths between the first-stage multiplying digital-to-analog converter (MDAC) and the flash ADC. Although the sampling-time mismatch can be alleviated by elaborate layout, it cannot be completely solved due to process, supply voltage, and temperature (PVT) variations [9, 11] .
In the proposed pipeline successive-approximation register (pipeline-SAR) composite ADC, the SAR ADC performs the function of sampling and converting analog input signals in place of the DAC, the SHA, and the flash ADC in the first-stage of the conventional pipeline ADC, as shown in Fig. 1(c) . This architecture not only enhances power efficiency, but also alleviates the sampling-time mismatch.
Meanwhile, wide input range processing is also required to cover an illumination range in CIS. To process a wide input range, some previously reported ADCs employ analog circuits with thick-gate-oxide transistors and high supply voltages [3] . However, this method reduces the overall power efficiency of the ADC since analog circuits with high supply voltages consume a significant amount of power. For this reason, the proposed SAR ADC employs a range-scaling technique to properly process a wide input range of 3.0V P-P without thick-gate-oxide transistors under a 1.8 V supply voltage.
The proposed ADC minimizes power consumption and chip area by sharing a single residue amplifier for the first-and second-stage MDACs, which are the most power-hungry blocks and occupy the largest area in the conventional architecture. In addition, separate reference voltage drivers for the first-stage SAR ADC and the remaining pipeline stages reduce the reference disturbance caused by high-speed switching operation of the first-stage SAR ADC.
In the on-chip clock generator, all of the internal clocks for the proposed ADC operation are generated. The delay control circuit is integrated in the on-chip clock generator to guarantee a proper SAR conversion time affected by the PVT variations.
This work is organized as follows. The overall architecture and functions of the proposed ADC are described in Section II. The circuit design techniques for the pipeline-SAR composite ADC are discussed in Section III. The measured results of the proposed ADC are summarized in Section IV and the conclusion is given in Section V.
II. ARCHITECTURE
The proposed 14b 30 MS/s ADC employs a 4-step pipeline-SAR composite architecture, as shown in Fig. 2 . The ADC consists of a range-scaled SAR ADC, three MDACs, three flash ADCs, current and voltage (I/V) references, a clock generator, and a digital correction logic (DCL) block with a decimator.
The pipeline-SAR composite topology substitutes the functions of receiving and converting an analog input signal to generate a 4b digital code and a residue signal with a SAR topology in the first stage, which considerably reduces the power consumption, circuit noise, and sampling-time mismatch of the first stage.
By employing a range-scaling technique, the firststage SAR conversion and the following pipeline operations are based on an attenuated signal swing of 1.5V P-P for stable operation with a sufficient saturation margin of transistors at a 1.8 V supply voltage. Moreover, the first-and second-stage MDACs, MDAC1 and MDAC2, share a single amplifier with two separate differential input pairs to reduce power consumption and chip area [15] .
The timing diagram of major functional circuit blocks such as the first-stage SAR ADC and the shared amplifier for the MDAC1 and MDAC2 is shown in Fig.  3 . The first-stage SAR ADC samples an input signal during Q1X phase, while it determines a 4b digital code and generates a residue signal through the SAR conversion during Q1Y phase. The clock phase of Q1X and Q1Y, and a high-speed clock of 320 MHz for the SAR conversion are internally generated from an external 30 MHz master clock. Particularly, the duty cycles of Q1X and Q1Y can be manually controlled within 2.4ns to obtain more stable operations of sampling and SAR conversion in response to PVT variations [16] . The shared amplifier operates for the MDAC2 during every Q1 phase, and as residue amplifiers for the MDAC1 alternately during Q2 phase.
III. CIRCUIT DESCRIPTION 1. Proposed Range-scaled SAR ADC
The proposed range-scaling scheme attenuates a wide input range of 3.0V P-P to be processed without thick-gateoxide transistors under a 1.8 V supply voltage, as shown in Fig. 4 in a simplified single-ended version. The firststage range-scaled 4b SAR ADC samples an input signal only on a most significant bit (MSB) capacitor corresponding to a half of total sampling capacitors, and the other half are connected to a signal ground. The stored charge on total sampling capacitors of the SAR ADC based on the range-scaling technique is expressed in (1), where C S and C U indicate total sampling capacitors and a unit capacitor, respectively.
The sampled input is converted successively into a 4b digital code through the SAR conversion. The charge during the SAR conversion is expressed in (2), where C i and C j are the sum of the capacitors connected to V REF and ground, respectively.
The final output voltage of the range-scaled capacitor array is derived as (3) from (1) and (2).
From (3), a wide input range of 3.0V P-P is attenuated by half. Thus, the first-stage SAR conversion and remaining pipeline operations are based on an attenuated signal range of 1.5V P-P with a high enough saturation margin of transistors at a 1.8 V supply voltage. Therefore, the proposed ADC needs only a single reference voltage level of 1.5V P-P which corresponds to half of the fullscale input range.
The first-stage SAR ADC with the range-scaling technique described above is shown in Fig. 5 . The MSB capacitor, 8C U , is split into two units to reduce the design expense of sampling and reference switches. Considering the required 14b accuracy and the kT/C noise at a 3.0V P-P input signal, 6.0 pF sampling capacitors are used in the first-stage SAR ADC. To alleviate a reference disturbance problem caused by the high-speed SAR switching noise during the MDAC2 residue amplification, two reference voltages with the same level, ±V RS and ±V RP , are produced and separated for the SAR conversion and the remaining pipeline stages, respectively. In addition, a gate-bootstrapping technique is applied to analog input switches in order to sample a wide-range input signal of 3.0V P-P with less distortion. While a gate-oxide breakdown voltage for device reliability is 4.6 V in this CMOS process, a maximum gate-source voltage of the bootstrapped switches is designed below a 80% level of a supply voltage during the input sampling phase.
In the proposed ADC, a clock generator is implemented on chip to generate the required internal clocks using a single external 30 MHz master clock, CLK EXT , as shown in Fig. 6 . The on-chip clock generator is composed of a main clock generator, a sub-clock generator, and a delay control circuit. The main clock generator produces 8 phases for the MDAC and the flash ADC operations while the sub-clock generator generates 5 phases for the first-stage SAR ADC operation using two of the 8 phases, Q2B and Q1PB. Among the resultant 5 phases, the input sampling phase and the SAR conversion phase, Q1X and Q1Y, are manually adjusted by a delay control circuit to obtain more stable operations of sampling and SAR conversion in response to the potential PVT variations. The delay is controlled by a specific RC time constant in 16 steps by using a 4b external digital control code. The delay interval is adjusted in a time step of 150 ps while an adjustable maximum-delay time is 2.4 ns.
The high-speed clock circuit also generates a 320 MHz clock, CK_INT, to decide a 4b digital code during Q1Y, as shown in Fig. 7 . The CK_INT is generated from Q1Y, two voltage delay cells of VDL1B and VDL2, and several digital logic gates. A 3b counter aborts the clock generation by detecting the fifth rising edge of CK_INT, which indicates a completion of the SAR conversion. On the other hand, the reference sampling (RS) and the preamp amplifying (PA) time interval, t 1 , and the time interval of CK_INT, t 1 +t 2 , can be controlled by two external 3b control pins, CNTL1<0:2> and CNTL2<0:2>, respectively, to optimize the RS, PA, and latching time in response to the PVT variations. In this work, the optimized CNTL1 and CNTL2 codes are properly traced by inspecting an off-chip signal synchronized to the fifth rising edge of CK_INT during the measurements of the prototype ADC. 
Shared Amplifier for the MDAD1 and MDAC2
In the proposed pipeline-SAR composite ADC, a single amplifier is shared between the MDAC1 and MDAC2 to reduce power consumption and chip area. The shared amplifier employs a two-stage amplifier topology to meet a high DC gain requirement for 14b, as shown in Fig. 8 .
A telescopic topology is selected for both the first-and second-stage amplifiers, AMP1 and AMP2, thereby achieving a high DC gain of 106.2 dB. In addition, two separate input pairs of the shared amplifier can be effectively reset without an extra reset timing. As a result, the conventional memory effect caused by typical amplifier-sharing techniques can be greatly reduced. The two input pairs are turned on and off alternately by two slightly overlapped clocks, Q1B and Q2B, to prevent the glitch noise and the settling time delay caused by the two input pairs turning off simultaneously [15] . Meanwhile, the shared amplifier employs a cascode compensation technique to obtain a high phase margin compared to the Miller compensation technique [17] . As a result, the amplifier achieves a phase margin of approximately 55˚ and a wide bandwidth of 220.9 MHz with low power consumption.
On-Chip I/V References with Separate Drivers
In the proposed ADC, the amplification period of the MDAC2 overlaps with the SAR conversion period, as shown in Fig. 9 . If only a single reference voltage driver is used for the SAR ADC and the MDAC2, high-speed SAR switching noise can directly degrade the reference voltage settling for amplifying operation. In this case, it is difficult to settle the reference voltage within a 14b accuracy corresponding to the attenuated signal range of 1.5V P-P . The single reference voltage driver also requires wider bandwidth and more power consumption to meet a 14b accuracy. Thus, two separate reference voltage drivers can achieve a better signal settling behavior with less power consumption while the reference disturbance is minimized.
The simulated references during SAR operation and residue amplification, respectively, are illustrated in The proposed on-chip I/V references with two separate drivers is illustrated in Fig. 11 . To minimize a mismatch between ±V RS and ±V RP , both of a current reference generator (IREF) and a voltage level shifter are shared while only the reference voltage drivers are divided. Current and voltage mismatches can be calibrated by a 3b digital code, IVCN<0:2>, considering various user environments, while external reference voltages can be selectively employed depending on system applications.
IV. MEASUREMENT RESULTS
The proposed 14b 30 MS/s ADC is implemented in a 0.18 μm CMOS technology. The die photo and layout of the prototype ADC is shown in Fig. 12 . The prototype ADC occupies an active die area of 1.43 mm 2 including on-chip MOS decoupling capacitors of 980 pF in the idle space surrounded by dashed lines of Fig. 12 to reduce interferences between functional blocks, electromagnetic interference (EMI), power supply noise, and transient glitches.
The measured differential non-linearity (DNL) and integral non-linearity (INL) are 0.88 LSB and 3.28 LSB, respectively, as shown in Fig. 13 . The typical FFT spectrum of the prototype ADC measured with a 3.0V P-P input sinusoidal signal of 4 MHz at 30 MS/s is plotted in Fig. 14. This FFT spectrum is decimated by a factor of two using the on-chip decimator of the ADC. The performance degradation of INL is caused primarily by a finite gain error of amplifier and a capacitor mismatch, which is verified from the MATLAB modeling. Although the INL performance can be improved by wellknown calibration schemes with some extra circuits and timing cycles, the proposed ADC does not employ any calibration technique to minimize power consumption and chip area, considering this specific CIS application.
The common noise sources to deserve consideration in the ADC design and the theoretically achievable maximum SNR in the proposed ADC are summarized in Table 1 . The analysis is based on a sinusoidal input signal power, a 14b-level quantization noise power, and an input-referred thermal noise power from the kT/C noise and the amplifiers. One of the major performance- limiting factors is a thermal noise of the amplifiers. In the proposed ADC, the noise and power consumption are traded off and a partially improved SNR performance can be achieved by burning more power, depending on system applications requiring a higher dynamic performance.
The measured dynamic performance of the prototype ADC is shown in Fig. 15(a) with a sampling frequency increased from 10 MS/s to 30 MS/s and a differential input frequency of 4 MHz. While the sampling frequency increases, the signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are maintained above 65.4 dB and 78.9 dB, respectively. The SNDR and the SFDR are measured in Fig. 15(b) when an input frequency increases from 4 MHz to 15 MHz with a sampling frequency of 30 MS/s. When the input frequency increases to the Nyquist frequency at a sampling frequency of 30 MS/s, the SNDR and SFDR are maintained above 60.1 dB and 70.1 dB, respectively.
The performance of the prototype ADC is summarized in Table 2 . The prototype ADC dissipates 28.8 mW including on-chip current and voltage references, and 20.5 mW excluding on-chip references, at a sampling rate of 30 MS/s and a supply voltage of 1.8 V. The prototype ADC demonstrates a competitive figure of merit (FoM) of 0.45 pJ/conversion-step, as defined in (4), without on-chip I/V references. With on-chip I/V references, the FoM is measured to be 0.63 pJ/conversion-step.
The proposed ADC and some previously reported ADCs with a 14b resolution and a conversion rate of 30 MS/s level are compared in Table 3 . Although the 
V. CONCLUSIONS
This paper describes a 14b 30 MS/s 0.18 μm CMOS pipeline-SAR composite ADC based on a range-scaling scheme to properly process a wide input range of 3.0V P-P with high power efficiency for various CIS applications. The proposed ADC minimizes a sampling-time mismatch as observed in the conventional SHA-free ADC topology by substituting the function of receiving and converting analog input signals with a SAR topology in the first stage. The proposed range-scaling technique is employed in the SAR ADC to process a wide-range input signal of 3.0V P-P using only 1.8 V devices of a 0.18 μm CMOS technology without thick-gate-oxide transistors. A shared amplifier for the first-and second-stage residue amplification reduces power consumption and chip area. The reference voltage driver for the first-stage SAR ADC is separated from the other driver for the remaining pipeline stages to minimize the reference disturbance. A delay circuit in the proposed on-chip clock generator controls both of the clock duty cycle and time interval for the SAR ADC while guaranteeing a proper SAR conversion time degraded by PVT variations. The prototype ADC occupies an active die area of 1.43 mm 2 , and the measured maximum DNL and INL are 0.88 LSB and 3.28 LSB, respectively. The maximum SNDR and SFDR are 65.4 dB and 78.9 dB, respectively, at a 30 MS/s sampling speed with a 4 MHz input signal. A power consumption of the prototype ADC is 28.8 mW at a 1.8 V supply voltage including on-chip I/V references, and 20.5 mW excluding on-chip I/V references. The prototype ADC demonstrates a FoM of 0.63 pJ and 0.45 pJ/conversion-step with and without on-chip references, respectively. 
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